Epson S1C31D50 Technical Manual page 282

Cmos 32-bit single chip
Hide thumbs Also See for S1C31D50:
Table of Contents

Advertisement

18 IR REMOTE CONTROLLER (REMC3)
Carrier signal
Data signal (Modulated data)
REMO output
REMC3CCTL.
REMC3DBCTL.
OUTINVEN bit 
REMOINV bit
 
 
 
 
Carrier signal
The carrier signal is generated by comparing the values of the 8-bit counter for carrier generation that runs with
CLK_REMC3 and the setting values of the REMC3CARR.CRDTY[7:0] and REMC3CARR.CRPER[7:0] bits.
Figure 18.4.3.2 shows an example of the carrier signal generated.
Example) REMC3CARR.CRDTY[7:0] bits = 2, REMC3CARR.CRPER[7:0] bits = 8
CLK_REMC3
8-bit counter for
carrier generation
Carrier signal
The carrier signal frequency and duty ratio can be calculated by the equations shown below.
Carrier frequency = ——————
Where
f
: CLK_REMC3 frequency [Hz]
CLK_REMC3
CRPER:
REMC3CARR.CRPER[7:0] bit-setting value (1–255)
CRDTY:
REMC3CARR.CRDTY[7:0] bit-setting value (0–254)
* REMC3CARR.CRDTY[7:0] bits < REMC3CARR.CRPER[7:0] bits
The 8-bit counter for carrier generation is reset by the REMC3DBCTL.PRESET bit and is started/stopped by
the REMC3DBCTL.PRUN bit in conjunction with the 16-bit counter for data signal generation. When the
counter value is matched with the REMC3CARR.CRDTY[7:0] bits, the carrier signal waveform is inverted.
When the counter value is matched with the REMC3CARR.CRPER[7:0] bits, the carrier signal waveform is
inverted and the counter is reset to 0x00.
Data signal
The data signal is generated by comparing the values of the 16-bit counter for data signal generation
(REMC3DBCNT.DBCNT[15:0] bits) that runs with CLK_REMC3 and the setting values of the REMC3A-
PLEN.APLEN[15:0] and REMC3DBLEN.DBLEN[15:0] bits. Figure 18.4.3.3 shows an example of the data
signal generated.
18-4
0
1
0
1
Figure 18.4.3.1 REMO Output Waveform Example
0
1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 7 8 0 1 2 3 4
Figure 18.4.3.2 Example of Carrier Signal Generated
f
CLK_REMC3
Duty ratio = ——————
CRPER + 1
Seiko Epson Corporation
Data bit
A
B
A: REMC3CARR.CRDTY[7:0] bits + 1 [clock]
B: REMC3CARR.CRPER[7:0] bits + 1 [clock]
CRDTY + 1
CRPER + 1
S1C31D50/D51 TECHNICAL MANUAL
(Eq. 18.1)
(Rev. 2.00)

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1c31d51

Table of Contents