Section 4 Address Break; Overview; Block Diagram - Hitachi H8/3664 Hardware Manual

Table of Contents

Advertisement

4.1

Overview

The address break simplifies on-board program debugging. It requests an address break interrupt
when the set break condition is satisfied. The interrupt request is not affected by the I bit of CCR.
Break conditions that can be set include instruction execution at a specific address and a
combination of access and data at a specific address. With the address break function, the
execution start point of a program containing a bug is detected and execution is branched to the
correcting program.
4.1.1

Block Diagram

Figure 4.1 shows a block diagram of the address break.
Interrupt
generation
control circuit
Notation:
BARH, BARL: Break address register
BDRH, BDRL: Break data register
ABRKCR:
ABRKSR:

Section 4 Address Break

Internal address bus
BARH
BDRH
Address break control register
Address break status register
Figure 4.1 Block Diagram of an Address Break
Comparator
BARL
ABRKCR
ABRKSR
BDRL
Comparator
Interrupt
67

Advertisement

Table of Contents
loading

Table of Contents