Hitachi H8/3664 Hardware Manual page 325

Table of Contents

Advertisement

Bits 5 to 3—Serial Clock Select (CKS2 to CKS0): These bits, together with the IICX bit in the
TSCR register, select the serial clock frequency in master mode. They should be set according to
the required transfer rate.
TSCR
Bit 0:
Bit 5:
IICX
CKS2
0
0
1
1
0
1
Bit 4:
Bit 3:
CKS1
CKS0
0
0
1
1
0
1
0
0
1
1
0
1
0
0
1
1
0
1
0
0
1
1
0
1
ø =
Clock
5 MHz
ø/28
179 kHz
ø/40
125 kHz
ø/48
104 kHz
ø/64
78.1 kHz
ø/80
62.5 kHz
ø/100
50.0 kHz
ø/112
44.6 kHz
ø/128
39.1 kHz
ø/56
89.3 kHz
ø/80
62.5 kHz
ø/96
52.1 kHz
ø/128
39.1 kHz
ø/160
31.3 kHz
ø/200
25.0 kHz
ø/224
22.3 kHz
ø/256
19.5 kHz
Transfer Rate
ø =
ø =
8 MHz
10 MHz
286 kHz
357 kHz
200 kHz
250 kHz
167 kHz
208 kHz
125 kHz
156 kHz
100 kHz
125 kHz
80.0 kHz
100 kHz
71.4 kHz
89.3 kHz
62.5 kHz
78.1 kHz
143 kHz
179 kHz
100 kHz
125 kHz
83.3 kHz
104 kHz
62.5 kHz
78.1 kHz
50.0 kHz
62.5 kHz
40.0 kHz
50.0 kHz
35.7 kHz
44.6 kHz
31.3 kHz
39.1 kHz
ø =
16 MHz
517 kHz
400 kHz
333 kHz
250 kHz
200 kHz
160 kHz
143 kHz
125 kHz
286 kHz
200 kHz
167 kHz
125 kHz
100 kHz
80 kHz
71.4 kHz
62.5 kHz
309

Advertisement

Table of Contents
loading

Table of Contents