Table of Contents
Advertisement
Contention between General Register Write and Compare Match: If a compare match (TCNT
= GR data before writing) occurs in the T2 state of a general register write cycle, the compare
match signal is generated. Figure 12.37 shows this timing.
φ
Address
Write signal
Compare
match signal
GR
TCNT
Figure 12.37 Contention between General Register Write and Compare Match
232
GR write cycle
T1
T2
GR address
N
M (GR write data)
N
N+1
Advertisement
Table of Contents
