Hitachi H8/3664 Hardware Manual page 328

Table of Contents

Advertisement

Bit 5: MST
0
1
Bit 5: MST
0
1
Bit 4: TRS
0
1
312
Bit 4: TRS
0
1
0
1
Description
Slave mode
[Clearing conditions]
1. When 0 is written by software
2. When bus arbitration is lost after transmission is started in I
master mode
Master mode
[Setting conditions]
1. When 1 is written by software (in cases other than clearing condition 2)
2. When 1 is written in MST after reading MST = 0 (in case of clearing
condition 2)
Description
Receive mode
[Clearing conditions]
1. When 0 is written by software (in cases other than setting condition 3)
2. When 0 is written in TRS after reading TRS = 1 (in case of clearing
condition 3)
3. When bus arbitration is lost after transmission is started in I
master mode
Transmit mode
[Setting conditions]
1. When 1 is written by software (in cases other than clearing conditions 3
and 4)
2. When 1 is written in TRS after reading TRS = 0 (in case of clearing
conditions 3 and 4)
3. When a 1 is received as the R/W bit of the first frame in I
slave mode
Operating Mode
Slave receive mode
Slave transmit mode
Master receive mode
Master transmit mode
(Initial value)
(Initial value)
2
C bus format
(Initial value)
2
C bus format
2
C bus format

Advertisement

Table of Contents
loading

Table of Contents