Table of Contents
Advertisement
MPC823e Instruction Set—stwbrx
stwbrx
Assembler Syntax
BIT
0
1
2
FIELD
31
BIT
16
17
18
FIELD
B
Definition
Operation
Description
B-140
stwbrx
rS,rA,rB
3
4
5
6
7
19
20
21
22
23
Store Word Byte-Reverse Indexed
if rA = 0 then b ← 0
b ← (rA)
else
EA ← b + (rB)
MEM(EA, 4) ← rS[24-31] || rS[16-23] || rS[8-15] || rS[0-7]
EA is the sum (rA|0) + (rB). The contents of the low-order eight
bits of rS are stored into bits 0–7 of the word in memory
addressed by EA. The contents of the subsequent eight low-
order bits of rS are stored into bits 8–15 of the word in memory
addressed by EA. The contents of the subsequent eight low-
order bits of rS are stored into bits 16–23 of the word in memory
addressed by EA. The contents of the subsequent eight low-
order bits of rS are stored into bits 24–31 of the word in memory
addressed by EA.
Other registers altered:
None
POWERPC ARCHITECTURE
LEVEL
UISA
MPC823e REFERENCE MANUAL
8
9
10
11
12
S
24
25
26
27
28
662
SUPERVISOR
OPTIONAL
LEVEL
13
14
15
A
29
30
31
0
FORM
X
MOTOROLA
Advertisement
Table of Contents
