Table of Contents
Advertisement
Index
newlink transparent protocol table
newlink UART protocol table
16-350
newlink USB
12-5
NMI (definition),
NMSI
16-154
configuration,
16-114
features,
16-112
NMSI (definition),
no access override mode,
11-4
no override mode,
5-19
noise, reducing,
16-196
NRZ,
16-196
NRZI mark,
16-196
NRZI space,
19-20
NTSC (definition),
O
2-5
OE,
16-352
OHCI (definition),
2-8
OP2,
2-8
OP3,
Open Host Controller Interface,
operand placement (effects),
operating frequencies, reducing and restoring,
operation
address translation,
16-159
autobaud,
15-37
boot chip-select,
13-7
bus interface,
5-10
clocks,
CPM interrupt controller,
10-10
data cache,
digital phase-locked loop,
16-26
DSP,
14-5
endian mode,
12-28
freeze,
general circuit interface,
general-purpose chip-select machine,
HDLC bus controller,
16-457
I2C controller,
16-144
IDL interface,
instruction cache,
16-198
IrDA,
18-8
LCD controller,
16-265
LocalTalk,
5-28
low-power,
16-288
low-speed IrDA,
memory controller (illustration),
16-477
parallel I/O ports,
PCMCIA I/O cards,
PCMCIA memory-only cards,
17-7
PCMCIA,
16-478
port A,
16-484
port B,
Index-20
16-307
16-204
11-4
16-352
7-5
11-2
16-499
16-193
16-150
15-27
16-257
9-7
15-7
17-7
17-7
MPC823e REFERENCE MANUAL
16-490
port C,
16-497
port D,
power control,
program flow tracking,
RAM word,
register unit of the core,
SCC2 in IrDA mode,
SCCx in Ethernet mode,
SCCx in HDLC mode,
SCCx in Transparent mode,
SCCx in UART mode,
16-84
SDMA,
sequencer unit of the core,
serial interface RAM,
serial management controllers,
serial peripheral interface
multimaster,
serial peripheral interface,
SMC in GCI mode,
16-75
timers,
translation lookaside buffers,
universal serial bus,
user-programmable machines,
video controller,
watchpoints and breakpoints,
5-15
operations that support endian modes,
option registers,
ordering information
23-1
oscillator, main clock,
oscillators, advantages,
5-12
OSCM,
OSI (definition),
5-12
OSSCLK,
16-356
OUT token,
output enable,
P
package dimensions,
16-480
PADAT,
16-481
PADIR,
PAL (definition),
16-480
PAODR,
16-481
PAPAR,
parallel I/O port
operation
port A,
parallel I/O ports
16-477
features,
operation,
port A
examples,
registers
5-24
20-3
15-54
6-15
16-287
16-318
,
16-233
16-301
16-201
6-4
16-117
16-382
16-437
16-435
16-425
11-2
16-350
15-40
19-2
20-16
15-11
5-12
5-10
16-233
18-5
23-3
19-24
16-499
,
16-478
16-478
16-477
16-482
MOTOROLA
16-320
14-2
Advertisement
Table of Contents
