Table of Contents
Advertisement
MPC823e Instruction Set—sthux
sthux
Assembler Syntax
BIT
0
1
2
FIELD
31
BIT
16
17
18
FIELD
B
Definition
Operation
Description
B-134
sthux
rS,rA,rB
3
4
5
6
7
19
20
21
22
23
Store Half Word with Update Indexed
EA ← (rA) + (rB)
MEM(EA, 2) ← rS[16-31]
rA ← EA
EA is the sum (rA) + (rB). The contents of the low-order 16 bits
of rS are stored into the half word in memory addressed by EA.
EA is placed into rA. If rA = 0, the instruction form is invalid.
Other registers altered:
None
POWERPC ARCHITECTURE
LEVEL
UISA
MPC823e REFERENCE MANUAL
8
9
10
11
12
S
24
25
26
27
28
439
SUPERVISOR
OPTIONAL
LEVEL
13
14
15
A
29
30
31
0
FORM
X
MOTOROLA
Advertisement
Table of Contents
