Motorola MPC823e Reference Manual page 1286

Microprocessor for mobile computing
Table of Contents

Advertisement

MPC823e Instruction Set—stbu
stbu
Assembler Syntax
BIT
0
1
2
FIELD
39
BIT
16
17
18
FIELD
Definition
Operation
Description
B-128
stbu
rS,d(rA)
3
4
5
6
7
19
20
21
22
23
d
Store Byte with Update
EA ← (rA) + EXTS(d)
MEM(EA, 1) ← rS[24-31]
rA ← EA
EA is the sum (rA) + d. The contents of the low-order eight bits
of rS are stored into the byte in memory addressed by EA. EA is
placed into rA. If rA = 0, the instruction form is invalid.
Other registers altered:
None
POWERPC ARCHITECTURE
LEVEL
UISA
MPC823e REFERENCE MANUAL
8
9
10
11
12
S
24
25
26
27
28
SUPERVISOR
OPTIONAL
LEVEL
13
14
15
A
29
30
31
FORM
D
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents