Table of Contents
Advertisement
(7) TOMR write enable registers 0, 1 (SPEC0, SPEC1)
The SPECn register enables writing to the TOMRn register.
performed immediately after writing to the SPECn register (any data can be written), write processing to the
TOMRn register is not performed normally. Normally, 0000H is read.
The SPECn register can be read/written in 16-bit units.
Remark n = 0, 1
15
14
13
SPEC0
0
0
0
15
14
13
SPEC1
0
0
0
228
CHAPTER 9 TIMER/COUNTER FUNCTION
12
11
10
9
8
7
0
0
0
0
0
0
12
11
10
9
8
7
0
0
0
0
0
0
User's Manual U15195EJ5V0UD
Unless writing to the TOMRn register is
6
5
4
3
2
1
0
0
0
0
0
0
6
5
4
3
2
1
0
0
0
0
0
0
0
Address
After reset
0
FFFFF580H
0000H
0
Address
After reset
0
FFFFF5C0H
0000H
Advertisement
Table of Contents
