NEC PD703114 User Manual page 218

V850e/ia2 32-bit single-chip microcontrollers
Table of Contents

Advertisement

(5) PWM output enable registers 0, 1 (POER0, POER1)
The POERn register is used to make the external pulse output (TO0n0 to TO0n5) status inactive by software.
POERn can be read/written in 8-bit or 1-bit units.
7
6
POER0
0
0
7
6
POER1
0
0
Bit position
Bit name
5
OE21n
4
OE20n
3
OE11n
2
OE10n
1
OE01n
0
OE00n
Remark
n = 0, 1
218
CHAPTER 9 TIMER/COUNTER FUNCTION
<5>
<4>
<3>
OE210
OE200
OE110
<5>
<4>
<3>
OE211
OE201
OE111
Specifies the output status of the TO0n5 pin.
0: TO0n5 output status is high impedance.
1: TO0n5 output status is controlled by TM0CEn bit of TMC0n register and TORTOn
bit of PSTOn register and ESOn pin.
Specifies the output status of the TO0n4 pin.
0: TO0n4 output status is high impedance.
1: TO0n4 output status is controlled by TM0CEn bit of TMC0n register and TORTOn
bit of PSTOn register and ESOn pin.
Specifies the output status of the TO0n3 pin.
0: TO0n3 output status is high impedance.
1: TO0n3 output status is controlled by TM0CEn bit of TMC0n register and TORTOn
bit of PSTOn register and ESOn pin.
Specifies the output status of the TO0n2 pin.
0: TO0n2 output status is high impedance.
1: TO0n2 output status is controlled by TM0CEn bit of TMC0n register and TORTOn
bit of PSTOn register and ESOn pin.
Specifies the output status of the TO0n1 pin.
0: TO0n1 output status is high impedance.
1: TO0n1 output status is controlled by TM0CEn bit of TMC0n register and TORTOn
bit of PSTOn register and ESOn pin.
Specifies the output status of the TO0n0 pin.
0: TO0n0 output status is high impedance.
1: TO0n0 output status is controlled by TM0CEn bit of TMC0n register and TORTOn
bit of PSTOn register and ESOn pin.
User's Manual U15195EJ5V0UD
<2>
<1>
<0>
OE100
OE010
OE000
<2>
<1>
<0>
OE101
OE011
OE001
Function
Address
After reset
FFFFF57FH
00H
Address
After reset
FFFFF5BFH
00H

Advertisement

Table of Contents
loading

Table of Contents