Sony CXD5602 User Manual page 280

Table of Contents

Advertisement

3.9.9.1 Startup Control
SEQUENCER
10 instruction group
assertion of
Trigger Singal
or
Interrupt
signal
SCU_REG
A startup request occurs for each SEQ_ID under any of the following conditions.
A certain cycle by the timer
A certain cycle by the timer after receiving an external interrupt as the trigger
One operation using an external interrupt as the trigger
One operation using the register writing operation as the trigger, which is from the CPU
The startup intervals by the timer can be selected using the frequency division value of the Pre Divider that
determines the startup maximum frequency.
The operating frequency of each sequencer can be selected by the frequency of the 2nd power of the frequency
divided by the Pre Divider.
When the sequencer is started up by the startup request, the process is branched into each physical interface
shown below according to the setting value that is set on the SCU_RAM and hands over the external bus
transaction process.
SPI
I2C0
I2C1
When either LPADC or HPADC is selected as the physical interface, it does not branch into the external bus
transaction generation process, and the sequencer control program moves to external data capture process.
SPI Master
I2C Master 0
3 instruction group
request
Generate signal
Configuration
about request
to sequencer
for Startup
completion
notice
Configuration
Configuration
Data
Data
10 configuration
data set
Figure SCU (Sensor Control Unit)-72 Startup Control
-280/1010-
I2C Master 1
LPADC
Data
formatting
Read
and
Sensor
Control
Data
FIFO
Data formatting
10 configuration
data set
CXD5602 User Manual
HPADC0
HPADC1
MATH_PROC
SCU_FIFO
Writing to FIFO
Setting
16 configuration
data set

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents