Sony CXD5602 User Manual page 221

Table DMAC-83 shows the DMA request bit assignment for Memory-to-peripheral transfer and
Peripheral-to-memory transfer of each DMAC. The ADMAC supports Memory-to-memory transfer only.
Request Bit SDMAC
[0] SPI3 TX
[1] SPI3 RX
[2] I2C0 TX
[3] I2C0 RX
[4] I2C1 TX
[5] I2C1 RX
[6] LPADC0
[7] LPADC1
[8] LPADC2
[9] LPADC3
[10] HPADC0
[11] HPADC1
[12] SCU FIFO RX(1)
[13] SCU FIFO RX(2)
[14] SCU FIFO RX(3)
[15] SCU FIFO RX(4)
[16] SCU FIFO RX(5)
[17] SCU FIFO RX(6)
[18] SCU FIFO RX(7)
[19] SCU FIFO RX(8)
[20] SCU FIFO RX(9)
[21] SCU FIFO RX(10)
[22] SCU FIFO RX(11)
[23] SCU FIFO RX(12)
[24] SCU FIFO RX(13)
[25] SCU FIFO RX(14)
Table DMAC-75 DMA Request Bit Assignment
HDMAC SYDMAC
I2C3 TX Reserved
I2C3 RX Reserved
SPI2 TX Reserved
SPI2 RX Reserved
HOSTIFC Reserved
UART0 TX Reserved
UART0 RX Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
- -
- -
- -
- -
- -
- -
- -
- -
- -
- -
－221/1010－
CXD5602 User Manual
SYSUBDMAC ADMAC
Reserved Reserved
Reserved Reserved
I2C2 TX Reserved
I2C2 RX Reserved
UART1 TX Reserved
UART1 RX Reserved
SPI0 TX Reserved
SPI0 RX Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
Reserved Reserved
- -
- -
- -
- -
- -
- -
- -
- -
- -
- -
IDMAC
UART2 TX
UART2 RX
SPI4 TX
SPI4 RX
SPI5 TX
SPI5 RX
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
-
-
-
-
-
-
-
-
-
-