Sony CXD5602 User Manual page 192

Table of Contents

Advertisement

0
1
bit[16] : ErrFlg0 (Clear of Error Alarm Flag0)
When you write "1" on AlmClr.Flg0, Error Alarm0 Interrupt is deasserted, and Error Alarm Flag0 is
cleared.
ErrFlg0
0
1
bit[17] : ErrFlg1 (Clear of Error Alarm Flag1)
ErrFlg1
0
1
3.6.5.2.21
AlmOutEn0(0x74)
31
30
29
28
Err
Reserved
Dbg
RO
-
15
14
13
12
Dbg
Reserved
RO
-
bit[0] : En (Enable Signal for Normal Alarm0 Interrupt)
This register does the settings for notifying processor of Normal Alarm Flag0.
It takes time to reflect the settings. During reflecting, do not update the settings. You can check whether it is
in the process of reflecting by using Busy.
En
0
1
Writing 0: invalid
Writing 1: deasserts Normal Alarm Flag2
When Normal Alarm Flag2 is deasserted, this register is cleared to "0" automatically.
Description of Functions
Writing 0: invalid
Writing 1: deasserts Interrupt of Error Alarm Flag0
When Error Alarm Flag0 is deasserted, this register is cleared to "0" automatically.
Description of Functions
Writing 0: invalid
Writing 1: deasserts Interrupt of Error Alarm Flag1
When Error Alarm Flag1 is deasserted, this register is cleared to "0" automatically.
27
26
25
11
10
9
Description of Functions
Writing 0: disables an interrupt request to processor.
Even if conditions are met, interrupt will be deasserted.
Writing 1: enables an interrupt request to processor.
-192/1010-
24
23
22
21
8
7
6
5
Busy
Reserved
RO
-
CXD5602 User Manual
20
19
18
17
4
3
2
1
16
Err
En
RW
0
En
RW

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents