Sony CXD5602 User Manual page 817

Table of Contents

Advertisement

Power ON
TOPREG
Common
Setting
PMU
---
Interrupt
Wait
Interrupt
TOPREG
Confirmati
on
PWD_SCU
TOPREG
Power ON
Wait
RCOSC,
XOSC,
LPADC,
HPADC
Power ON
Note 1: The setting parameters differ depending on the XOSC operation mode (internal oscillation mode or
external clock mode). The ones shown here are the settings of the external clock mode (configuration using
TCXO), which are the initial values of the TOPREG.
For the internal oscillation mode (configuration using a crystal oscillator), set ON_XO_OSC_EN_SET,
OFF_XO_OSC_EN_CLR, ON_XO_OSCOUT_EN_SET, and OFF_XO_OSCOUT_EN_CLR to "1'b1", and set
ON_XO_EXT_EN_SET, and OFF_XO_EXT_EN_CLR to "1'b0".
0x0048
[11:0]
CLR
0x004C
[11:0]
MSK
0x0030
[0]
POWER_CTRL
_ON
---
---
---
0x0040
[11:0]
STAT
0x0048
[11:0]
CLR
0x004C
[11:0]
MSK
0x009C
[0]
POWER_CTRL
_ON
-817/1010-
|=12'h00D
Sets the following bits to "1". RMW (OR)
(Read
[3] I2C interrupt during power supply control
Modify
[2] Timeout error occurrence interrupt during
Write
power supply control
(OR))
[0] Power supply control completion interrupt
&=12'hFF2
Sets the following bits to "0". RMW (AND)
(Read
[3] I2C communication error interrupt during
Modify
power supply control
Write
[2] Timeout error occurrence interrupt during
(AND))
power supply control
[0] Power supply control completion interrupt
1'b1
Power supply control execution
note: SRAM for SCU starts operation when
power supply for PWD_SCU is turned ON.
---
Waits for a power supply control completion
interrupt from the PMU
(&=12'h00D
Interrupt Confirmation: Check that only [0]
)==1
DONE is "1"
|= 12'h00D
Sets the following bits to "1". RMW (OR)
[3] I2C communication error interrupt during
power supply control
[2] Timeout error occurrence interrupt during
power supply control
&=12'hFF2
Sets the following bits to "0". RMW (AND)
[3] I2C communication error interrupt during
power supply control
[2] Timeout error occurrence interrupt during
power supply control
[0] Power supply control completion interrupt
1'b1
Power supply control execution (All SRAMs
start from ON when the PWD_SCU starts up)
CXD5602 User Manual

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents