Sony CXD5602 User Manual page 187

3.6.5.2.14 SetAlmPostCnt0(0x50)
31 30 29 28
Post
RW
15 14 13 12
Post
RW

bit[31:0] : Post[31:0] (Comparison Value of PostCounter for AlmFlg.Flg0 and AlmFlg.ErrFlg0)
This register sets Operation time (PostCounter) of Alarm0.
This register compares SetAlm(Post/Pre)Cnt0 with RTC Counter (PostCounter and PreCounter) by using
absolute value, and generates Normal Alarm0 or Error Alarm0.
Normal Alarm0 or Error Alarm0 is generated when the RTC Counter value meets the following conditions.

Normal Alarm: is generated if value written on SetAlm(Post/Pre){0,1} matches RTC Counter value

Error Alarm: is generated if written value is smaller than RTC Counter value when SetAlmPre{0,1} is
set

Restriction on the use of this register
AS for SetAlm(Post/Pre)Cnt{0,1,2}, write values on SetAlmPostCnt{0,1,2} before writing values on
SetAlmPreCnt{0,1,2}.
27 26 25 24
11 10 9 8
－187/1010－
23 22 21 20
7 6 5 4
CXD5602 User Manual
19 18 17 16
3 2 1 0