Sony CXD5602 User Manual page 233

Table of Contents

Advertisement

0x04123504
DMACITOP1
0x04123508
DMACITOP2
0x0412350C
DMACITOP3
0x04123510
Reserved
|
0x041237FC
0x04123800
DMACAUX0
0x04123804
DMACAUX1
0x04123808
DMACAUX2
0x0412380C
DMACAUX3
3.8.8.2 Register Descriptions
Table DMAC-9 shows the descriptions of the registers of the IDMAC.
Address
Register Name
0x04123000
DMACIntStatus
0x04123004
DMACIntTCStatus
0x04123008
DMACIntTCClr
0x0412300C
DMACIntErrorStatus
0x04123010
DMACIntErrClr
0x04123014
DMACRawIntTCStatus
0x04123018
DMACRawIntErrorSta
tus
0x0412301C
DMAEnbldChns
0x04123020
DMACSoftBReq
0x04123024
DMACSoftSReq
0x04123028
DMACSoftLBReq
0x0412302C
DMACSoftLSReq
0x04123030
DMACConfiguration
Sets the operation mode
of the DMA controller
RW
Integration Test Output Register 1
RW
Integration Test Output Register 2
RW
Integration Test Output Register 3
RO
Reserved
RW
DMAC Auxury Register 0
RW
DMAC Auxury Register 1
RW
DMAC Auxury Register 2
RW
DMAC Auxury Register 3
Table DMAC-9 IDMAC Control Register Descriptions
Bit Field
Type
Name
-
RO
-
RO
-
W
-
RO
-
W
-
RO
-
RO
-
RO
-
RW
-
RW
-
RW
-
RW
Reserved
RO
FSIZE
RO
-233/1010-
Initial
Bit
Description
Value
[31:0]
0
Same as PL080
[31:0]
0
Same as PL080
[31:0]
-
Same as PL080
[31:0]
0
Same as PL080
[31:0]
-
Same as PL080
[31:0]
0
Same as PL080
[31:0]
0
Same as PL080
[31:0]
0
Same as PL080
[31:0]
0
Same as PL080
[31:0]
0
Same as PL080
[31:0]
0
Same as PL080
[31:0]
0
Same as PL080
[31:16]
0
Reserved
[15:14]
2'b00
Can read out the FIFO size of the DMAC.
Takes the following values depending on
the configuration of the DMAC.
0: 16 byte
1: 32 byte
2: 64 byte
3: 128 byte
CXD5602 User Manual
0
0
0
0
0
0
0
0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents