NEC 78K0 Series User Manual page 65

Figure 3-14. Correspondence Between Data Memory and Addressing (
F F F F H
Special function registers
(SFR)
256 x 8 bits
F F 2 0 H
F F 1 F H
F F 0 0 H
F E F F H
General-purpose
registers
32 x 8 bits
F E E 0 H
F E D F H
Internal high-speed RAM
1024 x 8 bits
F E 2 0 H
F E 1 F H
F B 0 0 H
F A F F H
F A 2 0 H
F A 1 F H
Reserved
F A 0 0 H
F 9 F F H
F 8 0 0 H
F 7 F F H
Internal expansion RAM
4096 x 8 bits
E 8 0 0 H
E 7 F F H
Reserved
C 0 0 0 H
B F F F H
Flash memory
16384 x 8 bits
(memory bank 0)
8 0 0 0 H
7 F F F H
Flash memory
32768 x 8 bits
0 0 0 0 H
Note To branch to or address a memory bank that is not set by the memory bank select register (BANK), change
the setting of the memory bank by using BANK.
CHAPTER 3 CPU ARCHITECTURE
SFR addressing
Register addressing
16384 x 8 bits
Note
(memory bank 2)
Note
16384 x 8 bits
(memory bank 3)
16384 x 8 bits
Note
(memory bank 1)
Preliminary User's Manual U17260EJ3V1UD
µ
PD78F0536)
Short direct
addressing
Direct addressing
Register indirect addressing
Based addressing
Based indexed addressing
Note
65