Hitachi H8/3032 Series Hardware Manual page 317

Bit 7—Watchdog Timer Reset (WRST): During watchdog timer operation, this bit indicates that
TCNT has overflowed and generated a reset signal. This reset signal resets the entire H8/3003
chip internally. If bit RSTOE is set to 1, this reset signal is also output (low) at the RESO pin to
initialize external system devices.
Bit 7
WRST
0
1
Bit 6—Reset Output Enable (RSTOE): Enables or disables external output at the RESO pin of
the reset signal generated if TCNT overflows during watchdog timer operation.
Bit 6
RSTOE Description
0
1
Bits 5 to 0—Reserved: Read-only bits, always read as 1.
Downloaded from Elcodis.com electronic components distributor
Description
[Clearing condition]
Cleared to 0 by reset signal input at RES pin, or by writing 0
[Setting condition]
Set when TCNT overflow generates a reset signal during watchdog timer operation
Reset signal is not output externally
Reset signal is output externally
302
(Initial value)
(Initial value)