Table of Contents
Advertisement
R8C/18 Group, R8C/19 Group
Flash Memory Control Register 0
b7 b6 b5 b4
b3 b2 b1 b0
0 0
NOTES:
1.
To set this bit to 1, set it to 1 immediately after setting it first to 0. Do not generate an interrupt betw een setting the bit
to 0 and setting it to 1. Enter read array mode and set this bit to 0.
2.
Set this bit to 1 immediately after setting it first to 0 w hile the FMR01 bit is set to 1.
Do not generate an interrupt betw een setting the bit to 0 and setting it to 1.
3.
Set this bit by a program located in a space other than the flash memory.
4.
This bit is set to 0 by executing the clear status command.
5.
This bit is enabled w hen the FMR01 bit is set to 1 (CPU rew rite mode). When the FMR01 bit is set to 0, w riting 1 to the
FMSTP bit causes the FMSTP bit to be set to 1. The flash memory does not enter low -pow er consumption state nor is
it reset.
6.
When setting the FMR01 bit to 0 (CPU rew rite mode disabled), the FMR02 bit is set to 0 (disables rew rite).
Figure 17.5
FMR0 Register
Rev.1.30
Apr 14, 2006
REJ09B0222-0130
Symbol
Address
01B7h
FMR0
Bit Symbol
Bit Name
___
RY/BY
status flag
FMR00
CPU rew rite mode select bit
FMR01
Block 0, 1 rew rite enable bit
FMR02
Flash memory stop bit
FMSTP
—
Reserved bits
(b5-b4)
Program status flag
FMR06
Erase status flag
FMR07
Page 182 of 233
0 : Busy (w riting or erasing in progress)
1 : Ready
(1)
0 : CPU rew rite mode disabled
1 : CPU rew rite mode enabled
(2, 6)
0 : Disables rew rite.
1 : Enables rew rite.
(3, 5)
0 : Enables flash memory operation.
1 : Stops flash memory
(enters low -pow er consumption state
and flash memory is reset).
Set to 0.
(4)
0 : Completed successfully
1 : Terminated by error
(4)
0 : Completed successfully
1 : Terminated by error
17. Flash Memory Version
After Reset
00000001b
Function
RW
RO
RW
RW
RW
RW
RO
RO
Advertisement
Table of Contents
