R8C/18 Group, R8C/19 Group
Address Match Interrupt Enable Register
b7 b6 b5 b4
b3 b2 b1 b0
Address Match Interrupt Register i (i = 0, 1)
(b23)
(b19)
(b16)
(b15)
b7
b3
b0
b7
Figure 12.19
Registers AIER and RMAD0 to RMAD1
Rev.1.30
Apr 14, 2006
REJ09B0222-0130
Symbol
AIER
Bit Symbol
Address match interrupt 0 enable bit 0 : Disable
AIER0
Address match interrupt 1 enable bit
AIER1
—
Nothing is assigned. If necessary, set to 0.
(b7-b2)
When read, the content is 0.
(b8)
b0 b7
Symbol
RMAD0
RMAD1
Address setting register for address match interrupt
—
Nothing is assigned. If necessary, set to 0.
(b7-b4)
When read, the content is undefined.
Page 93 of 233
Address
0009h
Bit Name
1 : Enable
0 : Disable
1 : Enable
b0
Address
0012h-0010h
0016h-0014h
Function
12. Interrupts
After Reset
00h
Function
After Reset
X00000h
X00000h
Setting Range
00000h to FFFFFh
RW
RW
RW
—
RW
RW
—