AT&T 3B2/300 Technical Reference Manual page 614

Table of Contents

Advertisement

Appendix:
CONNECTOR AND CABLING I N F O R M A T I O N - - - - - - - - - - - - - - - -
464-PIN BACKPLANE CONNECTOR, J02 (Contd)
PIN
DESCRIPTION
FUNCTION
059
MEMORY DATA BIT 17 (MD17[1])
INPUT /OUTPUT
060
MEMORY DATA BIT 18 (MD18[1])
INPUT /OUTPUT
061
MEMORY DATA BIT 19 (MD19[1])
INPUT /OUTPUT
062
GROUND (GRD)
GROUND
063
MEMORY DATA BIT 20 (MD20[1])
INPUT /OUTPUT
064
MEMORY DATA BIT 21 (MD21[1])
INPUT /OUTPUT
065
MEMORY DATA BIT 22 (MD22[1])
INPUT /OUTPUT
066
MEMORY DATA BIT 23 (MD23[1])
INPUT /OUTPUT
067
MEMORY DAT A BIT 24 (MD24[1])
INPUT /OUTPUT
068
MEMORY DATA BIT 25 (MD25[1])
INPUT /OUTPUT
069
MEMORY DATA BIT 26 (MD26[1])
INPUT /OUTPUT
070
MEMORY DATA BIT 27 (MD27[1])
INPUT /OUTPUT
071
GROUND (GRD)
GROUND
072
MEMORY DAT A BIT 28 (MD28[1])
INPUT /OUTPUT
073
MEMORY DATA BIT 29 (MD29[1])
INPUT /OUTPUT
074
MEMORY DATA BIT 30 (MD30[1])
INPUT /OUTPUT
075
MEMORY DATA BIT 31 (MD31[1])
INPUT /OUTPUT
076
SLOT 3 EQUIPPED (S3EQUIP[O])
INPUT
077
SLOT 3 SIZE 1 (S3SIZ1[1])
INPUT
078
+5v (VCC)
POWER
079
SLOT 3 SIZE O (S3SIZO[l])
INPUT
080
SLOT 2 EQUIPPED (S2EQUIP[O])
INPUT
081
SLOT 2 SIZE
1
(S2SIZ1[1])
INPUT
082
SLOT 2 SIZE O (S2SIZO[l])
INPUT
083
GROUND (GRD)
GROUND
084
SLOT 1 EQUIPPED (SlEQUIP[O])
INPUT
085
SLOT 1 SIZE 1 (SlSIZl[l])
INPUT
086
SLOT
1
SIZE O (SlSIZO[l])
INPUT
087
SLOT O SIZE 1 (SOSIZl[l])
INPUT
088
SLOT O EQUIPPED (SOEQUIP[O])
INPUT
089
SLOT O SIZE O (SOSIZO[l])
INPUT
090
GROUND (GRD)
GROUND
091
COLUMN ADDRESS STROBE 1 (CASl[O])
OUTPUT
092
BANK ENABLE 2 (BANKEN2[0])
OUTPUT
093
COLUMN ADDRESS STROBE O (CASO[O])
OUTPUT
094
COLUMN ADDRESS STROBE 2 (CAS2[0])
OUTPUT
095
COLUMN ADDRESS STROBE 3 (CAS3[0])
OUTPUT
096
SLOT 3 BANK ENABLE 1 (S3BKEN1[0])
OUTPUT
097
SLOT 3 BANK ENABLE O (S3BKENO[O])
OUTPUT
098
SLOT 2 BANK ENABLE 1 (S2BKEN1[0])
OUTPUT
099
GROUND (GRD)
GROUND
100
SLOT 1 BANK ENABLE 1 (SlBKENl[O])
OUTPUT
101
SLOT 2 BANK ENABLE O (S2BKENO[O])
OUTPUT
102
GROUND (GRD)
GROUND
103
SLOT 1 BANK ENABLE O (SlBKENO[O])
OUTPUT
104
ROW ADDRESS STROBE 1 (RASl[O])
OUTPUT
105
SLOT O BANK ENABLE O (SOBKENO[O])
OUTPUT
106
SLOT O BANK ENABLE 1 (SOBKENl[O])
OUTPUT
107
+5v (VCC)
POWER
108
ROW ADDRESS STROBE O (RASO[O])
OUTPUT
109
WRITE ENABLE 1 (WEl[O])
OUTPUT
110
GROUND (GRD)
GROUND
111
MEMORY CYCLE STATUS (G[O])
OUTPUT
112
NOT USED
NC
113
PERIPHERAL PHYSICAL ADDRESS BIT 23 (PPA23[1])
INPUT /OUTPUT
114
PERIPHERAL PHYSICAL ADDRESS BIT 19 (PPA19[1])
INPUT /OUTPUT
115
WRITE ENABLE O (WEO[O])
OUTPUT
116
BUB CONNECTOR CHIP SELECT 2 (BCCS2[0])
OUTPUT
• CM5 l 8C System Board signal description shown in
italics.
B-32
TECHNICAL REFERENCE MANUAL

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents