AT&T 3B2/300 Technical Reference Manual page 526

Table of Contents

Advertisement

- - - - - - - - - - - - - - - - - - - - - - - - - - - FUNCTIONAL DESCRIPTION
Address Spectrum
The address spectrum for the VMEbus card is 32 megabytes. As shown in Figure 3-84, 16
megabytes are dedicated to the VMEbus spectrum where VME target controllers will reside.
ADDRESS
DESCRIPTION
Ox0000000-0x0008FFF
VME SYSTEM CONTROLLER ADDRESS SPECTRUM
Ox0010000-0x001007F
CONTROL AND STATUS REGISTER
Ox0014000
ID REGISTER
Ox0032000-0x0033FFF
XEDT SRAM
Ox0040000
INTERRUPT CONTROL MASTER CLEAR
Ox0040004
INTERRUPT CONTROL END OF SERVICE
Ox0041000
MASK REGISTER (!MR)
Ox0042000
IN-SERVICE REGISTER (JSR)
Ox0043000
PENDING REGISTER (IPR)
Ox0044000
SOFT INTERRUPT ACKNOWLEDGE REGISTER
Ox0050000
ADDRESS LATCH (AL)
Ox0052000
DATA LATCH (DL)
Ox0062000
CLEAR CURRENT INTERRUPT (CCIR) [NOTE 2]
OxlOOOOOO-OxlFFFFFF
16 MEGABYTE VMEBUS
NOTES:
1. This is the largest quantity of data that can be accessed at the location.
All data should read and write with 32-bit accesses to ensure
proper alignment (except SRAM).
2. A write to this location clears the bit in the IPR that corresponds to the
highest priority bit in the !SR.
Figure 3-84:
CM525B VMEbus Card Address Map
ID/Vector Register
ACCESS
WIDTH
(BITS) (NOTE 1]
READ/WRITE
8,16,32
READ/WRITE
8,16
READ
8
READ/WRITE
8,16,32
WRITE
8
WRITE
8
READ/WRITE
8
READ/WRITE
8
READ/WRITE
8
READ
8
READ/WRITE
32
READ/WRITE
32
WRITE
8
READ/WRITE
8,16,32
The CM525B Card ID/Vector Register is an 8-bit, hard-wired, read only buffer. The buffer contents
(Ox 01) are read on receive data bits 07-00 (RD07-00) and controlled by ID register chip select from
the host address decoder circuit.
FUNCTIONAL DESCRIPTION
3-273

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents