AT&T 3B2/300 Technical Reference Manual page 351

FUNCTIONAL D E S C R I P T I O N - - - - - - - - - - - - - - - - - - - - - - - - - - -
WE 32200
MICROPROCESSOR
WAIT STATE
AND STROBE
GENERATION
CIRCUITS
DRAM
CONTROLLER
AND ARBITER
CIRCUITS
TOD CLOCK
ADDRESS
DECODER
VCC (+SV)
GROUND
[
(
(
NO CONNECTION (NC)
-
-
-
-
-
-
- -
ADDRESS BITS 31-00[1]
DATA BITS 31-00[1]
FAULT (FLT[O])
READ/WRITE (R[l]/W[O])
DATA READY (DRDY[O])
DAT A SHADOW (DSHAD[O])
DATA SIZEO (DSIZEO[l])
DATA SIZE! (DSIZE!fll)
ABORT[O]
ACCESS STATUS3-0 (SAS3-0[l J
ADDRESS STROBE (AS[O])
BLOCK FETCH (BLKFETCH[O])
CLK23[1]. CLK34[1]
DATA STROBE (DS[O])
EXECUTION LEVELl-0 (XMDl-0[1])
RESET[O]
rrn'T"T
l A I . r.r.nr,.-,,-.
'1 ,
-r.tnn
SYNCHRONOUS READY (SRDY[O])
SYNCHRONOUS READY (SRDY[O])
EARLY ADDRESS STROBE (EPAS[O])
R AND M BITS WRITE (RMW[O])
MMU CYCLE INITIATE (MCYCLEI[O])
PHYSICAL ADDRESS STROBE (PAS[O])
DATA TRANSFER ACKNOWLEDGE (DTACK[O])
CHIP SELECT (MSC[O])
DATA STROBE (DS[O])
HIGHZ[OJ
TRANSLATION CHIP SELECT A (TCSA[O])
TRANSLATION CHIP SELECT B (TCSB[O])
CACHEABLE (CABLE[O])
CONTIGUOUS SEGMENT (CONTIG[O])
Figure 3-29: WE 32201 MMU Interconnection Diagram
3-98 TECHNICAL REFERENCE MANUAL
-
-
WE 32201
MEMORY
-
MANAGEMENT
UNIT
r
-
-
-