Xilinx Virtex UltraScale+ FPGAs User Manual page 22

Table 9: LCPLL Ports (cont'd)
Port
RCALEN
SDMDATA[25:0]
SDMTOGGLE
Table 10: LCPLL Attributes
Attributes
BIAS_CFG0
BIAS_CFG1
BIAS_CFG2
BIAS_CFG3
BIAS_CFG4
A_CFG
CRS_CTRL_CFG0
CRS_CTRL_CFG1
DRPEN_CFG
PLL_CFG0
Bit Name
LCPLLCLKOUT_RATE
PLL_CFG1
Bit Name
LCPLL_REFCLK_DIV
PLL_CFG2
PLL_CFG3
PLL_CFG4
PLL_CFG5
PLL_CFG6
UG581 (v1.0) January 4, 2019
Virtex UltraScale+ GTM Transceivers
Clock
Direction
Domain
In Async Reserved. This port must be set to 1'b1. Do not modify this
value.
In Async Input to set the Fractional Divider. Bits [SDMWIDTH +
1:SDMWIDTH] are the integer part of the divider in two's
complement. Bits [SDMWIDTH – 1:SDMWIDTH] set the
fractional part of the divider.
In Async Reserved. Set to 1'b0.
Type
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
Address Description
[8] Sets the LCPLLCLKOUT_RATE factor either to provide full
LCPLL VCO frequency, or half of LCPLL VCO frequency at the
output:
16-bit Reserved. Use the recommended value from the Wizard.
Address Description
[4:0] LCPLL reference clock divider M settings.
Other values are not valid.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
16-bit Reserved. Use the recommended value from the Wizard.
Chapter 2: Shared Features
Description
Description
1'b0: Half rate.
1'b1: Full rate.
5'b00000: Div by 2.
5'b00001: Div by 3.
5'b00010: Div by 4.
5'b10010: Div by 1.
Send Feedback
www.xilinx.com
22