Xilinx Virtex UltraScale+ FPGAs User Manual page 51

Table 27: Digital Monitor Attributes (cont'd)
Attribute
CH[0/1]_RX_APT_CFG8B
Bit Name
DEMONCON
CH[0/1]_RX_APT_CFG12B
Bit Name
TESTSEL
CH[0/1]_RX_APT_CFG18A
Bit Name
DFELOOPSEL
UG581 (v1.0) January 4, 2019
Virtex UltraScale+ GTM Transceivers
Type
16-bit Reserved.
Bit Field Description
[14:12] Selector for DMON data for channel 0/1.
3'b000: Reserved.
3'b001: Reserved.
3'b010: Reserved.
3'b011: Choose FFE data through FFELOOPSEL.
3'b100: Choose DFE data through DFELOOPSEL.
3'b101: Reserved.
3'b110: Reserved.
3'b111: Reserved.
16-bit Reserved.
Bit Field Description
[15] Must be set to 1'b0 when reading adaptation loops in channel 0/1.
16-bit Reserved.
Bit Field Description
[15:12] Selector to monitor DFE and CTLE adaptation loops for channel 0/1.
Value
4'b0100
4'b0110
4'b0111
4'b1000
4'b1001
Chapter 2: Shared Features
Description
Adaptation Loop
DFE Tap 1.
AGC frequency gain.
Low frequency gain.
High frequency gain.
Base line wander cancellation.
www.xilinx.com
Send Feedback
51