Suggested Reading - IBM PowerPC 604 User Manual

Risc
Table of Contents

Advertisement

Chapter 2, "PowerPC 604 Processor Programming Model," is useful for software
engineers who need to understand the 604-specific registers, operand conventions,
and details regarding how Powei:PC instructions are implemented on the 604.
Chapter 3, "Cache and Bus Interface Unit Operation," provides a discussion of the
cache and memory model as implemented on the 604.
Chapter 4, "Exceptions," describes the exception model as implemented on the 604.
Chapter
5,
"Memory Management," provides descriptions of the PowerPC address
translation and memory protection mechanism as implemented on the 604.
Chapter 6, "Instruction Timing," describes instruction timing in the 604.
Chapter 7, "Signal Descriptions," describes individual signals defined for the 604.
Chapter 8, "System Interface Operation," describes interface operations on the 604.
Chapter 9, "Performance Monitor," describes the operation of the performance
monitor diagnostic tool incorporated in the 604.
Appendix A, "PowerPC Instruction Set Listings," lists all the Power PC instructions.
Instructions are grouped according to mnemonic, opcode, function, and form.
Appendix B, "Invalid Instruction Forms," describes how invalid instructions are
treated by the 604.
This manual also includes a glossary and an index.
In this document, the terms "PowerPC 604 Microprocessor" and "604" are used
to
denote
a microprocessor from the PowerPC architecture family. The PowerPC 604
microprocessors are available from IBM as PPC604 and from Motorola as MPC604.
Suggested Reading
This section lists additional reading that provides background for the information in this
manual.
• PowerPC Microprocessor Family: The Programming Environments,
MPCFPE/AD
(Motorola Order Number) and MPRPPCFPE-01 (IBM Order Number) ..
• The PowerPC Architecture: A Specification for a New Family of RISC Processors,
Second Edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA
• John L. Hennessy and David A. Patterson,
Computer Architecture: A Quantitative
Approach,
Morgan Kaufmann Publishers, Inc., San Mateo, CA
• PowerPC 601 RISC Microprocessor User's Manual,
Rev 1
MPC601UM/AD (Motorola Order Number) and 52G7484/(MPR601UMU-02)
(IBM Order Number)
• PowerPC 601 RISC Microprocessor Technical Summary,
Rev 1
MPC601/D (Motorola order number) and MPR601 TSU-02 (IBM order number)
• PowerPC 603 RISC Microprocessor User's Manual,
MPC603UMIAD (Motorola
order number) and MPR603UMU-Ol (IBM order number)
About This Book
JQ<iii

Advertisement

Table of Contents
loading

Table of Contents