Hstl Class I (1.8V) - Xilinx Virtex-5 FPGA User Manual

HSTL Class I (1.8V)

Figure 6-53
Class I (1.8V).
X-Ref Target - Figure 6-53
Table 6-21
Table 6-21: HSTL Class I (1.8V) DC Voltage Specifications
Notes:
1. V
2. Per EIA/JESD8-6, "The value of V
Virtex-5 FPGA User Guide
UG190 (v5.0) June 19, 2009
shows a sample circuit illustrating a valid termination technique for HSTL
External Termination
IOB
HSTL_I_18
DCI
IOB
HSTL_I_DCI_18
Figure 6-53: HSTL Class I (1.8V) Termination
lists the HSTL Class I (1.8V) DC voltage specifications.
V
CCO
(2)
V
REF
V
TT
V
IH
V
IL
V
OH
V
OL
(1)
I at V (mA)
OH OH
(1)
I at V (mA)
OL OL
and V for lower drive currents are sample tested.
OL OH
the use conditions specified by the user."
www.xilinx.com
Specific Guidelines for I/O Supported Standards
V = 0.9V
TT
IOB
R P = Z 0 = 50Ω
Z 0
V
IOB
V = 1.8V
CCO
2R = 2Z 0 = 100Ω
VRP
Z 0
V
2R = 2Z 0 = 100Ω
VRN
Min
1.7
0.83
–
V + 0.1
REF
–
V – 0.4
CCO
–
–8
8
is to be selected by the user to provide optimum noise margin in
REF
HSTL_I_18
+
–
= 0.9V
REF
HSTL_I_DCI_18
+
–
= 0.9V
REF
ug190_6_50_030306
Typ Max
1.8 1.9
0.9 1.08
× 0.5
V –
CCO
– –
– V – 0.1
REF
– –
– 0.4
– –
– –
263