Xilinx Virtex-4 LX Prototype Platform User Manual
  1. Manuals
  2. Brands
  3. Xilinx Manuals
  4. Computer Hardware
  5. Virtex-4 LX Prototype Platform
  6. User manual
Xilinx Virtex-4 LX Prototype Platform User Manual

Xilinx Virtex-4 LX Prototype Platform User Manual

Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
Virtex-4 LX/SX
Prototype Platform
User Guide
UG078 (v1.2) May 24, 2006
R
P/N 0402226-06

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Virtex-4 LX Prototype Platform and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Xilinx Virtex-4 LX Prototype Platform

Summary of Contents for Xilinx Virtex-4 LX Prototype Platform

  • Page 1 Virtex-4 LX/SX Prototype Platform User Guide UG078 (v1.2) May 24, 2006 P/N 0402226-06...
  • Page 2 Xilinx does not assume any liability arising out of the application or use of the Design; nor does Xilinx convey any license under its patents, copyrights, or any rights of others. You are responsible for obtaining any rights you may require for your use or implementation of the Design.

  • Page 3: Table Of Contents

    19. Platform Flash ISPROM ..........22 Virtex-4 LX/SX Prototype Platform www.xilinx.com UG078 (v1.2) May 24, 2006...
  • Page 4 Virtex-4 LX/SX Prototype Platform UG078 (v1.2) May 24, 2006...

  • Page 5: Preface: About This Guide

    To find additional documentation, see the Xilinx website at: http://www.xilinx.com/literature/index.htm. To search the Answer Database of silicon, software, and IP questions and answers, or to create a technical support WebCase, see the Xilinx website at: http://www.xilinx.com/support. Conventions This document uses the following conventions. An example illustrates each convention.

  • Page 6: Online Document

    Cross-reference link to a location Figure 2-5 in the Virtex-II Red text in another document Handbook. Go to http://www.xilinx.com Blue, underlined text Hyperlink to a website (URL) for the latest speed files. www.xilinx.com Virtex-4 LX/SX Prototype Platform UG078 (v1.2) May 24, 2006...

  • Page 7: Virtex-4 Lx/Sx Prototype Platform

    Virtex-4 LX/SX Prototype Platform Package Contents • Xilinx Virtex™-4 prototype platform board • User guide • Device vacuum tool • Headers for test points • CD-ROM • One low-voltage, 14-pin, dual-inline package (DIP) crystal oscillator CD-ROM Contents • User guide in PDF format •...

  • Page 8: Features

    System ACE configuration solution or by chaining another board. The downstream connectors can be used to connect to another board in a chain for serial configuration. A maximum of two boards can be chained together. www.xilinx.com Virtex-4 LX/SX Prototype Platform UG078 (v1.2) May 24, 2006...
  • Page 9 Power Bus and Switches 5V Jack -or- 5V Brick VCCINT VCC Jack VCCO VCCO Jack VCCAUX VCCAUX Jack VCC3 VCC1V8 AVCC UG078_01_101204 Figure 1: Virtex-4 LX/SX Prototype Platform Block Diagram Virtex-4 LX/SX Prototype Platform www.xilinx.com UG078 (v1.2) May 24, 2006...

  • Page 10: Detailed Description

    Table 1, page 9 shows the maximum voltage and maximum current for each onboard power supply. If the current exceeds maximum ratings, use the power jacks to supply power to the DUT. www.xilinx.com Virtex-4 LX/SX Prototype Platform UG078 (v1.2) May 24, 2006...

  • Page 11: Power Supply Jacks

    2. Power Supply Jacks One method of delivering power to the DUT is by way of the power supply jacks. (Consult the Xilinx data book, http://www.xilinx.com/partinfo/datasheet.htm, for the maximum voltage rating for each device you are using.) The power supply jacks are: •...

  • Page 12: Configuration Ports

    INIT Table 3: JTAG Mode Configuration Port Header Parallel Cable III Pins Parallel Cable IV Pins Parallel Cable IV Connector VCC3V3 INIT INIT PROM UG078_03_082404 Figure 3: JTAG Chain Termination www.xilinx.com Virtex-4 LX/SX Prototype Platform UG078 (v1.2) May 24, 2006...

  • Page 13: Jtag Chain

    TCK and TMS pins of the onboard PROM and the DUT. Note: The termination jumper must be in place on the last board in the chain to connect the TDO pin of the final device to the TDO feedback chain. Virtex-4 LX/SX Prototype Platform www.xilinx.com UG078 (v1.2) May 24, 2006...

  • Page 14: 6A. Upstream System Ace Interface Connector

    Parallel Cable III cable or an upstream System ACE interface connector. VCC_TMP VCC3_EN VCC_TMP VCC3_EN VCC_TMP VCC3_EN VCC_TMP VCC3_EN VCC_TMP DOWNSTREAM_TMS DOWNSTREAM_TCK DOWNSTREAM_TDI DOWNSTREAM_TDO UG078_05_051004 Figure 5: Downstream System ACE Interface Connector (20-Pin Male) www.xilinx.com Virtex-4 LX/SX Prototype Platform UG078 (v1.2) May 24, 2006...

  • Page 15: 6C. Upstream Interface Connector

    This connector can be sourced by a downstream interface connector of another prototype platform board. AFX_M2 AFX_M1 AFX_M0 CS_B DOUT_BUSY INIT DONE PROG CCLK RW_B UG027_06_051004 Figure 6: Upstream Interface Connector (44-Pin Female) Virtex-4 LX/SX Prototype Platform www.xilinx.com UG078 (v1.2) May 24, 2006...

  • Page 16: 6D. Downstream Interface Connector

    An onboard battery holder is connected to the VBATT pin of the DUT. If an external power supply is used, the associated jumper must be removed and instead use a 12 mm lithium coin battery (3V). www.xilinx.com Virtex-4 LX/SX Prototype Platform UG078 (v1.2) May 24, 2006...

  • Page 17: Oscillator Sockets

    Clock Name Clock Name Number Number Socket IO_L1N_GCLK_CC_LC_3 IO_L1N_GCLK_CC_LC_3 Top 1 Socket IO_L1P_GCLK_CC_LC_3 IO_L1P_GCLK_CC_LC_3 Top 2 Socket IO_L1P_GCLK_CC_LC_4 AF18 IO_L1P_GCLK_CC_LC_4 AH20 Bottom 1 Socket IO_L1N_GCLK_CC_LC_4 AE18 IO_L1N_GCLK_CC_LC_4 AH19 Bottom 2 Virtex-4 LX/SX Prototype Platform www.xilinx.com UG078 (v1.2) May 24, 2006...

  • Page 18: Differential Clock Inputs

    Clock Name Clock Name Number Number IO_L8N_GC_CC_LC_3 IO_L8N_GC_CC_LC_3 IO_L8P_GC_CC_LC_3 IO_L8P_GC_CC_LC_3 IO_L2N_GC_VRP_LC_3 IO_L2N_GC_VRP_LC_3 IO_L2P_GC_VRP_LC_3 IO_L2P_GC_VRP_LC_3 IO_L2N_GC_LC_4 AF16 IO_L2N_GC_LC_4 AF18 IO_L2P_GC_LC_4 AG16 IO_L2P_GC_LC_4 AF19 IO_L8N_GC_CC_LC_4 AH17 IO_L8N_GC_CC_LC_4 AJ19 IO_L8P_GC_CC_LC_4 AJ17 IO_L8P_GC_CC_LC_4 AK19 www.xilinx.com Virtex-4 LX/SX Prototype Platform UG078 (v1.2) May 24, 2006...

  • Page 19: Dut Socket

    IO_L4P_GC_LC_4 IO_L4P_GC_LC_4 AF11 IO_L4N_GC_VREF_LC_4 IO_L4N_GC_VREF_LC_4 AF10 IO_L5P_GC_LC_4 IO_L5P_GC_LC_4 AE14 IO_L5N_GC_LC_4 IO_L5N_GC_LC_4 AE13 IO_L6P_GC_LC_4 IO_L6P_GC_LC_4 AE10 IO_L6N_GC_LC_4 IO_L6N_GC_LC_4 AD10 IO_L7P_GC_VRN_LC_4 IO_L7P_GC_VRN_LC_4 AD17 IO_L7N_GC_VRP_LC_4 IO_L7N_GC_VRP_LC_4 AD16 IO_L3P_GC_CC_LC_4 IO_L3P_GC_CC_LC_4 AB17 IO_L3N_GC_CC_LC_4 IO_L3N_GC_CC_LC_4 AC17 Virtex-4 LX/SX Prototype Platform www.xilinx.com UG078 (v1.2) May 24, 2006...
  • Page 20 IO_L5P_GC_LC_4 AL20 IO_L5N_GC_LC_4 AG17 IO_L5N_GC_LC_4 AL19 IO_L6P_GC_LC_4 AE17 IO_L6P_GC_LC_4 AH18 IO_L6N_GC_LC_4 AE16 IO_L6N_GC_LC_4 AG18 IO_L7P_GC_VRN_LC_4 AJ19 IO_L7P_GC_VRN_LC_4 AL21 IO_L7N_GC_VRP_LC_4 AK19 IO_L7N_GC_VRP_LC_4 AK21 IO_L3P_GC_CC_LC_4 AH19 IO_L3P_GC_CC_LC_4 AJ21 IO_L3N_GC_CC_LC_4 AH18 IO_L3N_GC_CC_LC_4 AJ20 www.xilinx.com Virtex-4 LX/SX Prototype Platform UG078 (v1.2) May 24, 2006...

  • Page 21: User Leds (Active-High)

    Table 10: LED Assignments and Corresponding I/O Pin Number For Package Type After Configuration SF363 FF668 FF1148 FF1513 AD13 AC13 AC15 AC16 AA11 AA12 AD14 AC14 Available as user LEDs Virtex-4 LX/SX Prototype Platform www.xilinx.com UG078 (v1.2) May 24, 2006...

  • Page 22: Program Switch

    19. Platform Flash ISPROM A 32-Mb Platform Flash In-System Programmable Configuration PROM (ISPROM) is provided on the board for configuration (see Table 12). Refer to Platform Flash ISPROM (DS123) at http://direct.xilinx.com/bvdocs/publications/ds123.pdf for a detailed description. Table 12: Platform Flash ISPROM Configuration Label Description Provides power to the ISPROM.

This manual is also suitable for:

Virtex-4 sx prototype platform

Table of Contents