Jtag Test (Arm Debugger) - Digi NS7520B-1-C36 Hardware Reference Manual

Table of Contents

Advertisement

P i n o u t d e t a i l t a b l e s a n d s i g n a l d e s c r i p t i o n s

JTAG test (ARM debugger)

JTAG boundary scan allows a tester to check the soldering of all signal pins and tri-
state all outputs.
Symbol
TDI
TDO
TMS
TRST_
TCK
Table 13: JTAG test pinout
Signal descriptions
Mnemonic
TDI
TDO
TMS
Table 14: ARM debugger signal description
2 6
Pin
I/O
N14 U
I
M13
O
M12 U
I
M14
I
P15
I
Signal
Test data in
Test data out
Test mode select
N S 7 5 2 0 H a r d w a r e R e f e r e n c e , R e v G 9 / 2 0 0 7
OD
Description
Test data in
2
Test data out
Test mode select
Test mode reset
Requires external termination when not being
used (see Figure 4, "TRST_ termination," on
page 27 for an illustration of the termination
circuit on the development PCB).
Test mode clock
Add an external pullup to 3.3V.
Description
TDI operates the JTAG standard. Consult the JTAG
specifications for use in boundary-scan testing. These
signals meet the requirements of the Raven and Jeeni
debuggers.
TDO operates the JTAG standard. Consult the JTAG
specifications for use in boundary-scan testing. These
signals meet the requirements of the Raven and Jeeni
debuggers.
TMS operates the JTAG standard. Consult the JTAG
specifications for use in boundary-scan testing. These
signals meet the requirements of the Raven and Jeeni
debuggers.

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the NS7520B-1-C36 and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Ns7520b seriesNs7520b-1-i46Ns7520b-1-c55

Table of Contents