Memory Mapping And Aliasing - Epson S1D13505 Technical Manual

Epson Research and Development
Vancouver Design Center

4.4 Memory Mapping and Aliasing

CSn Line
CS3
CS4
CS5
CS6
Interfacing to the NEC V832™ Microprocessor
Issue Date: 01/02/05
The CSn line selected determines the address range to be reserved for the S1D13505. The
table below summarizes the S1D13505 address mapping.
Table 4-3: NEC 832 IO Address Range For Each CSn Line
V
NEC V832 IO Address
0300 0000h
to
03FF FFFFh
0400 0000h
to
04FF FFFFh
0500 0000h
to
05FF FFFFh
0600 0000h
to
06FF FFFFh
Each address range is 16M bytes, therefore, the S1D13505 is aliased four times over the
address range.
0300 0000h
0320 0000h
0400 0000h
0420 0000h
0500 0000h
0520 0000h
0600 0000h
0620 0000h
S1D13505 Function
Registers
Display buffer (2M bytes)
Registers
Display buffer (2M bytes)
Registers
Display buffer (2M bytes)
Registers
Display buffer (2M bytes)
X23A-G-012-02
Page 15
S1D13505