Table of Contents
Advertisement
Page 16
6.8 Color TFT/D-TFD LCD Panel Support
6.9 CRT Support
6.10 Power Save Modes
6.11 Adjustable LCD Panel Negative Power Supply
6.12 Adjustable LCD Panel Positive Power Supply
S1D13505
X23A-G-004-05
The S1D13505 supports 9, 12 and 18-bit active matrix color TFT/D-TFD panels. All the necessary
signals can also be found on the 40-pin LCD connector J6. The interface signals on the cable are
alternated with grounds to reduce crosstalk and noise.
When supporting an 18-bit TFT/D-TFD panel, the S1D13505 can display 64K of a possible 256K
colors. A maximum 16 of the possible 18 bits of LCD data are available from the S1D13505. Refer
to the S1D13505 Hardware Functional Specification, document number X23A-A-001-xx for details.
Refer to Table 3-1 "LCD Signal Connector (J6)" on page 9 for connection information.
This evaluation board provides CRT support through the S1D13505's embedded RAMDAC. Refer
to the S1D13505 Hardware Functional Specification, document number X23A-A-001-xx for details.
The S1D13505 supports one hardware suspend and one software suspend Power Save Mode.
The software suspend mode is controlled by the utility 13505PWR Software Suspend Power
Sequencing.
The hardware suspend mode can be enabled by a memory read to location F00000h. A memory write
to the same location will disable it.
Most monochrome passive LCD panels require a negative power supply to provide between -18V
and -23V (I
=45mA). For ease of implementation, such a power supply has been provided as an
out
integral part of this design. The signal VLCD can be adjusted by R29 to supply an output voltage
from -14V to -23V and is enabled/disabled by the S1D13505 control signal LCDPWR#.
Determine the panel's specific power requirements and set the potentiometer accordingly before
connecting the panel.
Most passive LCD passive color panels and most single monochrome 640x480 passive LCD panels
require a positive power supply to provide between +23V and +40V (I
mentation, such a power supply has been provided as an integral part of this design. The signal
VDDH can be adjusted by R23 to provide an output voltage from +23V to +40V and is
enabled/disabled by the S1D13505 control signal LCDPWR#.
Determine the panel's specific power requirements and set the potentiometer accordingly before
connecting the panel.
Epson Research and Development
S5U13505B00C Rev. 1.0 ISA Bus Evaluation Board User Manual
Vancouver Design Center
=45mA). For ease of imple-
out
Issue Date: 01/02/05
Advertisement
Chapters
Table of Contents
