Mc68K Bus 1 Interface Timing (E.g. Mc68000); Figure 7-3: Mc68000 Timing; Vancouver Design Center - Epson S1D13505 Technical Manual

Page 46

7.1.3 MC68K Bus 1 Interface Timing (e.g. MC68000)

t1
CLK
A[20:1]
M/R#
CS#
AS#
UDS#
LDS#
R/W#
DTACK#
D[15:0](write)
D[15:0](read)
S1D13505
X23A-A-001-14
t2 t3
t4
t7
t9
t14

Figure 7-3: MC68000 Timing

Note
The above timing diagram is not applicable if the BUSCLK divided by 2 configuration option is
selected.
t12
t15
Epson Research and Development

Vancouver Design Center

t5
t6
t17
t11
t8
t10
t13
t16
Hardware Functional Specification
Issue Date: 01/02/02