Table of Contents
Advertisement
Epson Research and Development
Vancouver Design Center
4.2 S1D13505 Hardware Configuration
S1D13505
Pin Name
MD0
8-bit host bus interface
MD[3:1]
101 = MIPS/ISA bus interface
MD4
Little Endian
MD5
WAIT# is active high (1 = insert wait state)
MD11
Alternate Host Bus Interface Selected
= configuration for NEC VR4102/VR4111 microprocessor
4.3 NEC V
4102/V
R
Interfacing to the NEC VR4102/VR4111™ Microprocessors
Issue Date: 01/02/05
The S1D13505 latches MD15 through MD0 to allow selection of the bus mode and other
configuration data on the rising edge of RESET#. For details on configuration, refer to the
S1D13505 Hardware Functional Specification, document number X23A-A-001-xx.
The table below shows those configuration settings important to the NEC V
CPU interface.
Table 4-1: Summary of Power-On/Reset Options
value on this pin at rising edge of RESET# is used to configure:(1/0)
1
4111 Configuration
R
NEC V
4102/V
4111The NEC V
R
R
necessary to map an external LCD controller. Physical address 0A00 0000h to 0AFF
FFFFh (16M bytes) is reserved for an external LCD controller.
The S1D13505 supports up to 2M bytes of display buffer. The NEC V
address line A21 is used to select between the S1D13505 display buffer (A21=1) and
internal registers (A21=0).
The NEC V
4102/V
4111 has a 16-bit internal register named BCUCNTREG2 located at
R
R
address 0B00 0002h. It must be set to the value of 0001h to indicate that LCD controller
accesses using a non-inverting data bus.
16-bit host bus interface
Big Endian
WAIT# is active low (0 = insert wait state)
Primary Host Bus Interface Selected
4102/V
4111 provides the internal address decoding
R
R
Page 13
4102/V
4111
R
R
0
4102/V
4111
R
R
S1D13505
X23A-G-007-06
Advertisement
Chapters
Table of Contents
