Epson S1D13505 Technical Manual page 262

Embedded ramdac lcd/crt controller
Table of Contents

Advertisement

Page 108
Table 12-3: Passive Dual Panel @ 640x480 with 40MHz Pixel Clock
Mono 4-Bit EL
Register
640X480@60Hz
REG[02h]
1000 0010
REG[03h]
0000 0000
REG[04h]
0100 1111
REG[05h]
0000 0101
REG[08h]
1110 1111
REG[09h]
0000 0000
REG[0Ah]
0011 1110
REG[0Dh]
0000 1101
REG[19h]
0000 0010
REG[1Bh]
0000 0000
REG[24h]
0000 0000
REG[26h]
load LUT
Table 12-4: TFT Single Panel @ 640x480 with 25.175 MHz Pixel Clock
S1D13505
X23A-G-003-07
Mono 8-Bit
Color 8-Bit
640X480@60Hz
640X480@60Hz
0001 0010
0001 0110
0000 0000
0000 0000
0100 1111
0100 1111
0000 0101
0000 0101
1110 1111
1110 1111
0000 0000
0000 0000
0011 1110
0011 1110
0000 1101
0000 1101
0000 0010
0000 0010
0000 0000
0000 0000
0000 0000
0000 0000
load LUT
load LUT
Color 16-Bit
Register
640X480@60Hz
REG[02h]
0010 0101
REG[03h]
0000 0000
REG[04h]
0100 1111
REG[05h]
0001 0011
REG[06h]
0000 0001
REG[07h]
0000 1011
REG[08h]
1101 1111
REG[09h]
0000 0001
REG[0Ah]
0010 1011
REG[0Bh]
0000 1001
REG[0Ch]
0000 0001
REG[0Dh]
0000 1101
REG[19h]
0000 0000
REG[1Bh]
0000 0001
REG[24h]
0000 0000
REG[26h]
load LUT
Color 16-Bit
640X480@60Hz
0010 0110
0000 0000
0100 1111
0000 0101
set horizontal non-display period
1110 1111
set vertical display height bits 7-0
0000 0000
set vertical display height bits 9-8
0011 1110
set vertical non-display period
0000 1101
0000 0010
0000 0000
0000 0000
set Look-Up Table address to 0
load LUT
Notes
set panel type
set MOD rate
set horizontal display width
set horizontal non-display period
set HSYNC start position
set HSYNC polarity and pulse width
set vertical display height bits 7-0
set vertical display height bits 9-8
set vertical non-display period
set VSYNC start position
set VSYNC polarity and pulse width
set 8 bpp and LCD enable
set MCLK and PCLK divide
disable half frame buffer
set Look-Up Table address to 0
load Look-Up Table
Epson Research and Development
Vancouver Design Center
Notes
set panel type
set MOD rate
set horizontal display width
set 8 bpp and LCD enable
set MCLK and PCLK divide
enable half frame buffer
load Look-Up Table
Programming Notes and Examples
Issue Date: 01/02/05

Advertisement

Table of Contents
loading

Table of Contents