Lcd Memory Access Cycles - Epson S1D13505 Technical Manual

Embedded ramdac lcd/crt controller
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center

2.1.2 LCD Memory Access Cycles

TCLK
ADD[25:0]
SHB#
LCDCS#
WR#,RD#
D[15:0]
(write)
D[15:0]
(read)
LCDRDY
Interfacing to the NEC VR4102/VR4111™ Microprocessors
Issue Date: 01/02/05
Once an address in the LCD block of memory is placed on the external address bus
(ADD[25:0]), the LCD chip select (LCDCS#) is driven low. The read or write enable
signals (RD# or WR#) are driven low for the appropriate cycle and LCDRDY is driven low
to insert wait states into the cycle. The high byte enable (SHB#) in conjunction with address
bit 0 allows for byte steering.
The following figure illustrates typical NEC VR4102/VR4111 memory read and write
cycles to the LCD controller interface.
Hi-Z
Figure 2-1: NEC VR4102/VR4111 Read/Write Cycles
VALID
VALID
Hi-Z
VALID
S1D13505
X23A-G-007-06
Page 9

Advertisement

Table of Contents
loading

Table of Contents