Status Register - Panasonic MN101L Series User Manual

Lsi
Table of Contents

Advertisement

13.2.6

Status Register

SCIFn (n = 0, 1) Status Register (SC0STR, SC1STR)
bp
7
Bit name
SCnTBSY
Initial value
0
Access
R
bp
Bit name
7
SCnTBSY
6
SCnRBSY
5
SCnTEMP
4
SCnREMP
3
SCnFEF
2
SCnPEK
1
SCnORE
0
SCnERE
6
5
SCnRBSY SCnTEMP SCnREMP
0
0
R
R
Data transmission state
0: IDLE
1: During transmission
Data reception state
0: IDLE
1: During reception
Transmission data buffer empty detection
0: Detected
1: Not detected
Reception data buffer empty detection
0: Detected
1: Not detected
UART frame error detection
0: Not detected
1: Detected
UART parity error detection
0: Not detected
1: Detected
Overrun error detection
0: Not detected
1: Detected
Error detection
0: Not detected
1: Detected
4
3
SCnFEF
SCnPEK
0
0
R
R
Description
2
1
SCnORE
SCnERE
0
0
R
R
Control Registers
Chapter 13
Serial Interface
0
0
R
XIII - 19

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents