Panasonic MN101L Series User Manual page 400

Lsi
Table of Contents

Advertisement

Chapter 13
Serial Interface
SCIFn (n = 2, 3) Mode Register 0 (SC2MD0, SC3MD0)
bp
7
Bit name
SCnCE1
Initial
0
value
Access
R/W
bp
Bit name
7
SCnCE1
6
SCnCTM
5
IIC3DEM
4
SCnDIR
3
IIC3STE
2-0
Reserved
XIII - 12
Control Registers
6
5
SCnCTM
IIC3DEM
0
0
R/W
R/W
Clock polarity selection
0: Initial value "High"
1: Initial value "Low"
Communication mode selection
0: Single byte communication
1: Consecutive byte communication
Always set to "0"
Transfer bit selection
0: MSB-first
1: LSB-first
Start condition selection
(Selectable only in IIC communication,
always set to "0 in Clock-Synchronous communication)
0: Disable
1: Enable
Always set "111"
4
3
IIC3DIR
IIC3STE
Reserved
0
0
R/W
R/W
Description
2
1
Reserved
Reserved
1
1
R/W
R/W
0
1
R/W

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents