Panasonic MN101L Series User Manual page 39

Lsi
Table of Contents

Advertisement

Pin
Function
name
P40
SEG27/SBCS0B
P41
SEG26/SBI2A
P42
SEG25/SBO2A/SDA2A
P43
SEG24/SBT2A/SCL2A
P44
SEG23/SBCS2A
P45
SEG22/SBI1B/RXD1B
P46
SEG21/SBO1B/TXD1B
P47
SEG20/SBT1B
P50
SEG19/SBCS1B
P51
SEG18/SBI3B
P52
SEG17/SBO3B/SDA3B
P53
SEG16/SBT3B/SCL3B
P54
SEG15/KEY0B/SBCS3B
P55
SEG14/KEY1B/TM1IOA
P56
SEG13/KEY2B/TM3IOA
P57
SEG12/KEY3B/TM8IOA/CLKOUTB
P60
SEG11/IRQ0B
P61
SEG10/IRQ1B
P62
SEG9/IRQ2B
P63
SEG8/IRQ3B
P64
SEG7/KEY4B/SBI0A/RXD0A
P65
SEG6/KEY5B/SBO0A/TXD0A
P66
SEG5/KEY6B/SBT0A
P67
SEG4/KEY7B/SBCS0A
P70
COM7/SEG3/IRQ6B
P71
COM6/SEG2/IRQ5B
P72
COM5/SEG1/IRQ4B/TM3IOB
P73
COM4/SEG0/TM5IOB
P74
COM3
P75
COM2
P76
COM1
P77
COM0
P80
OSC1/IRQ2A
P81
OSC2/IRQ3A
P82
C1
P83
C2
P84
VLC3
P85
VLC2
Output
Input/
drive strength
Output
selectable
Yes
Port 4
-At each port, the I/O direction and the pull-up resistor
Yes
connection is controlled individually.
-At LSI reset, each pin is set to input mode and the pull-up
Yes
resistor is not connected.
Yes
-The drive strength of output Nch transistor can be
Input/
changed.
Output
Yes
Yes
Yes
Yes
Yes
Port 5
-At each port, the I/O direction and the pull-up resistor
Yes
connection is controlled individually.
-At LSI reset, each pin is set to input mode and the pull-up
Yes
resistor is not connected.
Yes
-The drive strength of output Nch transistor can be
Input/
changed.
Output
Yes
Yes
Yes
Yes
Yes
Port 6
-At each port, the I/O direction and the pull-up resistor
Yes
connection is controlled individually.
-At LSI reset, each pin is set to input mode and the pull-up
Yes
resistor is not connected.
Yes
-The drive strength of output Nch transistor can be
Input/
changed.
Output
Yes
Yes
Yes
Yes
Yes
Port 7
-At each port, the I/O direction and the pull-up resistor
Yes
connection is controlled individually.
-At LSI reset, each pin is set to input mode and the pull-up
Yes
resistor is not connected.
Yes
-The drive strength of output Nch transistor can be
Input/
changed.
Output
Yes
Yes
Yes
Yes
No
Port 8
-At each port, the I/O direction and the pull-up resistor
No
connection is controlled individually.
-At LSI reset, each pin is set to input mode and the pull-up
No
Input/
resistor is not connected.
Output
No
No
No
Description
Pin Description
Chapter 1
Overview
I - 17

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents