Panasonic MN101L Series User Manual page 194

Lsi
Table of Contents

Advertisement

Chapter 7
I/O Port
Port 3 Output Register (P3OUT: 0x03F13)
bp
Bit name
At reset
Access
bp
7-0
Port 4 Output Register (P4OUT: 0x03F14)
bp
Bit name
At reset
Access
bp
7-0
Port 5 Output Register (P5OUT: 0x03F15)
bp
Bit name
At reset
Access
bp
7-0
VII - 6
Control Registers
7
6
X
X
R/W
R/W
Bit name
Output data
0: Output "Low" (V
P3OUT7-0
1: Output "High" (V
7
6
X
X
R/W
R/W
Bit name
Output data
0: Output "Low" (V
P4OUT7-0
1: Output "High" (V
7
6
X
X
R/W
R/W
Bit name
Output data
0: Output "Low" (V
P5OUT7-0
1: Output "High" (V
5
4
P3OUT7-0
X
X
R/W
R/W
R/W
Description
-level)
SS
-level)
DD30
5
4
P4OUT7-0
X
X
R/W
R/W
R/W
Description
-level)
SS
-level)
DD30
5
4
P5OUT7-0
X
X
R/W
R/W
R/W
Description
-level)
SS
-level)
DD30
3
2
1
X
X
X
R/W
R/W
3
2
1
X
X
X
R/W
R/W
3
2
1
X
X
X
R/W
R/W
0
X
R/W
0
X
R/W
0
X
R/W

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents