Panasonic MN101L Series User Manual page 446

Lsi
Table of Contents

Advertisement

Chapter 13
Serial Interface
Detection of Start/Restart Condition and Stop Condition
When a start/restart condition is detected, SC3IICSTR.IIC3STRT is set to "1".
When the received slave address is equal to SCnAD, SC3IICSTR.IIC3STRT is cleared to "0" by setting data to
TXBUFn during the interrupt processing right after the slave address reception. When the received slave address
is not equal to SCnAD, SC3IICSTR.IIC3STRT is cleared automatically by hardware.
Confirm a busy flag to detect a stop condition.
Conditions to detect a start or a stop condition are shown in the table below.
Start Condition
Stop Condition
Busy Flag
IIC3BUSBSY is set when a start condition is detected on the IIC bus and is cleared when a stop condition is
detected. It is possible to check that IIC communication is executed between devices on IIC bus.
ACK/NACK Transmission and Detection
When the LSI receive data, select ACK/NACK transmission with SCnMD3.IIC3ACKO.
When the LSI send data, confirm that ACK/NACK is received with SCnMD3.IIC3ACKO.
First Bit Specification for Transfer
First bit for transfer can be selected. Select MSB first or LSB first with SCnMD0.IIC3DIR.
XIII - 58
IIC Communication
Table:13.5.1 Start Condition/Stop Condition Detection Condition
setup
SDAn
SCLn
SCL "High" period
setup
SDAn
SCLn
SCL "High" period
"High" period of SCLn ≥ (SCnCLK period) × 3
hold
SDAn setup time ≥ (SCnCLK period) × 2
SDAn hold time ≥ (SCnCLK period) × 2
"High" period of SCLn ≥ (SCnCLK period) × 3
hold
SDAn setup time ≥ (SCnCLK period) × 2
SDAn hold time ≥ (SCnCLK period) × 2

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents