Panasonic MN101L Series User Manual page 262

Lsi
Table of Contents

Advertisement

Chapter 8
8-bit Timer
Timer 5 Mode Register (TM5MD: 0x03F95)
bp
Bit name
At reset
Access
bp
Bit name
7-5
4
TM5CAS
3
2
1-0
TM5CK1-0
VIII - 14
8-bit Timer Control Registers
7
6
-
-
0
0
R
R
-
Always read as 0.
Timer 5 operation mode select
0: Normal timer operation
1: Cascade connection
Timer 5 count enable
TM5EN
0: Disabled
1: Enabled
-
Always read as 0.
Clock source select
00: HCLK
01: TM5PSC (prescaler output)
10: SCLK
11: TM5IO input
5
4
-
TM5CAS
TM5EN
0
0
R
R/W
R/W
Description
3
2
-
0
0
R
R/W
1
0
TM5CK1-0
0
0
R/W

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents