Panasonic MN101L Series User Manual page 402

Lsi
Table of Contents

Advertisement

Chapter 13
Serial Interface
SCIFn (n = 2, 3) Mode Register 1 (SC2MD1, SC3MD1)
bp
7
Bit name
SCnIOM
Initial
0
value
Access
R/W
bp
Bit name
7
SCnIOM
6
SCnSBTS
5
SCnSBIS
4
SCnSBOS
3
SCnIFS
2
SCnMST
1-0
XIII - 14
Control Registers
6
5
SCnSBTS
SCnSBIS
0
0
R/W
R/W
Data input pin selection
0: SBIn
1: SBOn
SBTn function control
0: Disable
1: Enable (Input or Output transfer clock)
Serial input control selection
0: Disable ("1" fixed input)
1: Enable (Serial data input)
SBOn function selection
0: Disable
1: Enable (Serial data output)
Interrupt trigger selection
(Selectable only in Clock-Synchronous communication, and always set "0" in IIC
communication.)
0: Communication completion interrupt
1: TXBUFn empty interrupt
Clock master/salve selection
(Selectable only in Clock-Synchronous communication, and always set "1" in IIC
communication.)
0: Clock slave
1: Clock master
-
"0" is always read out.
4
3
SCnSBOS
SCnIFS
0
0
R/W
R/W
Description
2
1
SCnMST
-
0
0
R/W
R
0
-
0
R

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents