Panasonic MN101L Series User Manual page 198

Lsi
Table of Contents

Advertisement

Chapter 7
I/O Port
Port 5 Input Register (P5IN: 0x03F25)
bp
Bit name
At reset
Access
bp
7-0
Port 6 Input Register (P6IN: 0x03F26)
bp
Bit name
At reset
Access
bp
7-0
Port 7 Input Register (P7IN: 0x03F27)
bp
Bit name
At reset
Access
bp
7-0
VII - 10
Control Registers
7
6
X
X
R
R
Bit name
Input data
0: Input "Low" (V
P5IN7-0
1: Input "High" (V
7
6
X
X
R
R
Bit name
Input data
0: Input "Low" (V
P6IN7-0
1: Input "High" (V
7
6
X
X
R
R
Bit name
Input data
0: Input "Low" (V
P7IN7-0
1: Input "High" (V
5
4
3
P5IN7-0
X
X
X
R
R
R
Description
-level)
SS
-level)
DD30
5
4
3
P6IN7-0
X
X
X
R
R
R
Description
-level)
SS
-level)
DD30
5
4
3
P7IN7-0
X
X
X
R
R
R
Description
-level)
SS
-level)
DD30
2
1
0
X
X
X
R
R
R
2
1
0
X
X
X
R
R
R
2
1
0
X
X
X
R
R
R

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents