Panasonic MN101L Series User Manual page 422

Lsi
Table of Contents

Advertisement

Chapter 13
Serial Interface
SBTn
(SCnCE1 = 0)
SBTn
(SCnCE1 = 1)
SBIn reception timing
SBOn
(At master)
SBOn
(At slave)
SBCSn
(At master(output))
SBCSn
(At slave(input))
Figure:13.3.9 4-wire Communication Transmission/ Reception Timing (SCnCKPH = 0)
XIII - 34
Clock-Synchronous Communication
T
0.5T(minimum value)
Last bit data hold period
(= 0.5´T + (1.5´(SCnCLK frequency ))

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents