Panasonic MN101L Series User Manual page 197

Lsi
Table of Contents

Advertisement

Port 2 Input Register (P2IN: 0x03F22)
bp
7
Bit name
P2IN7
At reset
1
Access
R
bp
Bit name
7-0
P2IN7-0
Port 3 Input Register (P3IN: 0x03F23)
bp
7
Bit name
At reset
X
Access
R
bp
Bit name
7-0
P3IN7-0
Port 4 Input Register (P4IN: 0x03F24)
bp
7
Bit name
At reset
X
Access
R
bp
Bit name
7-0
P4IN7-0
6
5
4
X
X
X
R
R
R
Input data
0: Input "Low" (V
-level)
SS
1: Input "High" (V
-level)
DD30
6
5
4
X
X
X
R
R
R
Input data
0: Input "Low" (V
-level)
SS
1: Input "High" (V
-level)
DD30
6
5
4
X
X
X
R
R
R
Input data
0: Input "Low" (V
-level)
SS
1: Input "High" (V
-level)
DD30
3
2
P2IN6-0
X
X
R
R
Description
3
2
P3IN7-0
X
X
R
R
Description
3
2
P4IN7-0
X
X
R
R
Description
Chapter 7
I/O Port
1
0
X
X
R
R
1
0
X
X
R
R
1
0
X
X
R
R
Control Registers
VII - 9

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents