Panasonic MN101L Series User Manual page 443

Lsi
Table of Contents

Advertisement

Data Transmission
Step
Setting
Empty confirmation of transmis-
1
sion buffer
2
Data write to TXBUFn
Transmission end
3
Data Reception
Step
Setting
1
Start bit reception
Wait for communication
completion
2
Reception error and break
reception
3
Reception data read from
4
RXBUFn
Confirmation of overrun error
5
Reception end
6
UART Break Transmission
Step
Setting
Empty confirmation of
transmission buffer and wait for
1
transmission completion
2
Setting of break transmission
3
Data write to TXBUFn
Wait for a break transmission
completion
4
5
Release a break transmission
6
Break transmission end
Register name
SCnSTR.SCnTEMP
Confirm that SCnSTR1.SCnTEMP is 0.
TXBUFn
Set transmission data in TXBUFn.
-
Repeat these procedures from step 1 to execute the next
communication.
Register name
-
Detect a start bit.
SCnSTR.SCnREMP
When reception data are stored in RXBUFn,
SCnSTR.SCnREMP is set to 1.
When an interrupt is enabled, a communication complete
interrupt (SCnTIRQ) occurs.
SCnSTR.SCnBRKF
If an error occurs, SCnSTR.SCnERE is set to 1.
SCnSTR.SCnFEF
Take measures, such as data retransmission, since
SCnSTR.SCnPEK
reception data may be destroyed.
SCnSTR.SCnERE
When a break reception, SCnBRKF is set to 1.
The above flag is updated every frame data reception.
Confirm the flag immediately after communication has been
completed. The flag can be also confirmed at step 5 if there
is enough time to check it.
RXBUFn
Read out the reception data from RXBUFn.
SCnSTR.SCnORE
If SCnORE/SCnERE is 1, it indicates an overrun error has
SCnSTR.SCnERE
occurred. When an overrun error has occurred, take mea-
sures, such as data retransmission, since reception data
may be destroyed.
-
Repeat these procedures from step 1 to execute the next
communication.
Register name
SCnSTR1.SCnTBSY
Confirm that both SCnSTR1.SCnTBSY and
SCnSTR1.SCnTEMP
SCnSTR1.SCnTEMP become 0.
When an interrupt is enabled, a communication complete
interrupt (SCnTIRQ) occurs. Even in that case, confirm that
above two flags are 0.
SCnMD2.SCnBRKE = 1
Set a break transmission.
TXBUFn
Set dummy data to TXBUFn.
SCnSTR1.SCnTBSY
Confirm that both S CnSTR1.SCnTBSY and
SCnSTR1.SCnTEMP
SCnSTR1.SCnTEMP become 0.
When an interrupt is enabled, a communication complete
interrupt (SCnTIRQ) occurs. Even in that case, confirm that
above two flags are 0.
SCnMD2.SCnBRKE = 0
Release setting of a break transmission.
-
-
Description
Description
Description
Full-duplex UART Communication
Chapter 13
Serial Interface
XIII - 55

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents