LAPIS Semiconductor ML62Q1000 Series User Manual page 702

Figure 23-5 shows operation waveforms when one-time A/D conversion is performed using channel 1 and 0.
HSCLK/LSCLK
SARUN bit
A/D converting
A/D conversion
on channel 0
A/D conversion
on channel 1
Sample/hold capacitive
discharge
Sampling
SADINT
(SA-ADC interrupt
Presence/absence of discharge can be chosen by SAINIT bit of SADMOD register.
It takes two clocks of SAD_CLK for discharging.
The sampling time can be chosen by SASHT1 and SASHT0 bits of the SADMOD register.
Conversion time can be chosen by SACK1 and SACK0 bits of the SADMOD register.
Figure 23-5 Operation Waveforms of A/D Conversion (One-time Conversion)
Figure 23-6 shows the operation waveforms when the continuous A/D conversion is performed using channel 0.
CLK/LSCLK
SARUN bit
A/D converting
A/D conversion
on channel 0
Discharge
Sampling
SADINT
(SA-ADC interrupt)
Presence/absence of discharge can be chosen by SAINIT bit of SADMOD register.
It takes two clocks of SAD_CLK for discharging.
The sampling time can be chosen by SASHT1 and SASHT0 bits of the SADMOD register.
Conversion time can be chosen by SACK1 and SACK0 bits of the SADMOD register.
The A/D conversion interval can be set in the SADSTM register.
Figure 23-6 Operation Waveforms of A/D Conversion (Continuous Conversion)
FEUL62Q1000
Chapter 23 Successive Approximation Type A/D Converter
Conversion time
Sampling time
)
Conversion time
Sampling time
Sampling time
Sampling time
A/D conversion interval
ML62Q1000 Series User's Manual
Conversion time
Conversion time
23-26