Summary of Contents for LAPIS Semiconductor ML7345 Series
Page 1
LAPIS established a new company, LAPIS Technology Co., Ltd. (“LAPIS Technology”) and LAPIS Technology succeeded LAPIS Semiconductor’s LSI business. Therefore, all references to "LAPIS Semiconductor Co., Ltd.", "LAPIS Semiconductor" and/or "LAPIS" in this document shall be replaced with "LAPIS Technology Co., Ltd."...
Page 3
US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act. 13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor. Copyright 2018 LAPIS Semiconductor Co., Ltd.
Page 4
ML7345 Family LSIs Hardware Design Manual Introduction This hardware design manual contains hardware information that should be referenced when designing ML7345 family devices (Hereafter ML7345). And also contains the measurement conditions and example of measurement results of RF characteristics. Target product: ML7345 ML7345C ML7345D...
ML7345 Family LSIs Hardware Design Manual Notation Classification Notation Description Numeric value 0xnn Represents a hexadecimal number. 0bnnnn Represents a binary number. Address 0xnnnn_nnnn Represents a hexadecimal number. (indicates 0xnnnnnnnn) Unit word, W 1 word = 32 bits byte, B 1 byte = 8 bits Mega, M...
ML7345 Family LSIs Hardware Design Manual 1. Placing decoupling capacitors Place decoupling capacitors between each power pins and GND as shown in Figure 1.1. PA_OUT(#20) L3*[1] REG_PA(#21) 1000pF 1μF VDD_PA(#22) PA regulator 0.1µF VDDIO(#9) 0.1µF VDD_REG(#1) 1.5V regulator 0.1µF REG_CORE(#4) Logic circuit 1μF REG_OUT(#3)
Page 9
ML7345 Family LSIs Hardware Design Manual Notes the following when placing decoupling capacitors: 1. The VDD and GND traces should be wider than other signal line traces to reduce the resister element. 2. Decoupling capacitor should be placed as close to an LSI pin as possible. 3.
1.8 to 3.6 -10~+70℃ EPSON FA-128 100Ω 0Ω YOKETAN S2016A 110Ω 2.7pF 2.7pF 1.8 to 3.6 -10~+70℃ [Note] These component values appropriate for use on the LAPIS Semiconductor’s RF board. It is not guaranteed to obtain same result on your specific board.
ML7345 Family LSIs Hardware Design Manual 2.1.2. Notes on the crystal oscillator circuit configuration Note the following when designing the crystal oscillator circuit. The capacitors value of C4 and C5 depends on the crystal oscillator specification. C1 and C2 should be placed as close as possible to the XIN (#5) and the XOUT (#6) pins to suppress parasitic LCR and stabilize the oscillator.
ML7345 Family LSIs Hardware Design Manual 2.2. TCXO circuit (ML7345/ML7345D) Please use a TCXO that satisfy the following specification. Output load: 10kΩ//10pF Output level: 0.8Vpp to 1.5Vpp Frequency accuracy: below ±10ppm The ML7345 has integrated bias circuit and the DC bias is applied to the TCXO (#6) pin. A 0.1uF capacitor should be placed on the TCXO line as following.
ML7345 Family LSIs Hardware Design Manual 3. PLL loop filter Figure 3.1 shows a configuration example of the PLL loop filter circuit . C3 and R3 values depend on the data rate to satisfy phase noise feature. The recommend values are listed in Table 3.1. It is recommended to select the components with flat temperature characteristics and temperature coefficient is managed.
ML7345 Family LSIs Hardware Design Manual 4. VCO Figure 4.1 shows a configuration example of the VCO tank circuit. VCO oscillator frequency calculated as follows: 2 The L in the above equation will be the sum of the inductor L1, the line inductance of the PCB and the internal inductance of the ML7345.
33nH N.M. no divide 868MHz 868MHz 4.7nH 3.9pF ML7345D no divide 920MHz 920MHz 4.3nH 3.3pF [Note] These component values appropriate for use on the LAPIS Semiconductor’s RF board. It is not guaranteed to obtain same result on your specific board.
ML7345 Family LSIs Hardware Design Manual 4.2. Note on the VCO tank circuit Note the following when designing the VCO tank cercuit. In order to stable VCO oscillation, the VCO tank components (L1 and C1) should be placed as close to the IND1 (#28) and IND2 (#30) pins as possible, recommends within 2 mm.
19.7 - j62.5 4.6 - j91.2 13.7- j72.5 [Note] These component values appropriate for use on the LAPIS Semiconductor’s RF board. It is not guaranteed to obtain same result on your specific board. 5.1. ANTENNA Tx and Rx direct tie matching circuit Figure 5.1.1 shows the Antenna maching circuit configuraltions.
ML7345 Family LSIs Hardware Design Manual 6. Notes on selecting external parts (recommendations) 6.1. Anntenna It is recommended to use an antenna with the specifications shown in Table 6.1. Select an antenna with the best directive characteristics for your specific operating, environmental and installation condition.
ML7345 Family LSIs Hardware Deaign Manual 9. Bill of Materials(ML7345/ML7345C) 9.1 426~433MHz/868MHz/922MHz band (ML7345) 470MHz~490MHz band (ML7345C) The following table shows the bill of materials for 10/20mW transmission circuit for ML7345 at 426~433MHz band 470~510MHz for 100mW transmission circuit for ML7345C at band Common components Value...
Page 24
*2: Please refer the Table 4.1.1 in the section 4.1. *3: Please refer the Table 2.1.1 in the section 2.1 *4: Please refer the section 5.1. [Note] These component values are the reference value. LAPIS Semiconductor does not guarantee RF performance..
ML7345 Family LSIs Hardware Deaign Manual 11. Bill of Materials(ML7345D) 11.1 426~433MHz/868MHz/922MHz band (ML7345D) The following table shows the bill of materials for 10/20mW transmission circuit for ML7345D at 426~ 433MHz/868MHz/922 band. Common components Value Component Vender Remarks 433MHz 868MHz 922MHz 4.7nH 4.7nH...
Page 29
*2: Please refer the Table 4.1.1 in the section 4.1. *3: Please refer the Table 2.1.1 in the section 2.1 *4: Please refer the section 5.1. [Note] These component values are the reference value. LAPIS Semiconductor does not guarantee RF performance..
Need help?
Do you have a question about the ML7345 Series and is the answer not in the manual?
Questions and answers