Ssp0 Raw Interrupt Status Register (Ssp0Ris); Ssp0 Masked Interrupt Status Register, (Ssp0Mis) - Wiznet W7500 Reference Manual

1 : Receive FIFO not empty and no read prior to timeout period interrupt is
not masked.
[2] RXIM – Receive FIFO interrupt mask:
0 : Receive FIFO half full or less condition interrupt is masked.
1 : Receive FIFO half full or less condition interrupt is not masked.
[3] TXIM – Transmit FIFO interrupt mask:
0 : Transmit FIFO half empty or less condition interrupt is masked.
1 : Transmit FIFO half empty or less condition interrupt is not masked.

SSP0 Raw interrupt status register (SSP0RIS)

Address offset: 0x0018
Reset value: 0x0000_00004
31 30 29 28
res res res res
15 14 13 12
res res res res
[0] RORRIS – Gives the raw interrupt state, prior to masking, of the SSPRORINTR
interrupt
[1] RTRIS – Gives the raw interrupt state, prior to masking, of the SSPRTINTR interrupt
[2] RXRIS – Gives the raw interrupt state, prior to masking, of the SSPRXINTR interrupt
[3] TXRIS – Gives the raw interrupt state, prior to masking, of the SSPTXINTR interrupt

SSP0 Masked interrupt status register, (SSP0MIS)

Address offset: 0x001C
Reset value: 0x0000_00000
31 30 29 28
res res res res
15 14 13 12
W7500x Reference Manual Version1.1.0
27 26 25 24
res res res res
11 10 9 8
res res res res
27 26 25 24
res res res res
11 10 9 8
23 22 21 20
res res res res
7 6 5 4
res res res res
23 22 21 20
res res res res
7 6 5 4
19 18 17 16
res res res res
3 2 1 0
TXRI RXRI RTRI ROR
S S S RIS
R/W R/W R/W R/W
19 18 17 16
res res res res
3 2 1 0
385 / 399